


IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Johannes Becker  
Serial No.: 10/706,365  
Filed: November 12, 2003  
Title: SYSTEM AND METHOD FOR SECURING AN INTEGRATED  
CIRCUIT AS AGAINST SUBSEQUENT REPROGRAMMING  
Grp./A.U.: 2435  
Examiner: Suman Debnath  
Confirmation No.: 6816

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450



Sir:

**PRE-APPEAL BRIEF REQUEST FOR REVIEW**

The Appellant has carefully considered this application in connection with the Final Examiner's Action electronically delivered July 8, 2010 (hereinafter "Office Action"), and respectfully requests a pre-appeal brief review of this application in view of the following remarks.

### **REMARKS/ARGUMENTS**

Claims 1-4, 6-11, 13-18 and 20 are currently pending in the application.

#### **I. Rejection of Claims 1-4, 6, 8-11, 13, and 15-18 under 35 U.S.C. §103**

The Examiner has rejected Claims 1-4, 6, 8-11, 13, and 15-18 under 35 U.S.C. §103(a) as being unpatentable over U.S. Patent No. 5,631,912 to Mote (hereinafter "Mote") further in view of U.S. Patent No. 7,124,340 to Bos, *et al.* (hereinafter "Bos"). The Appellant respectfully disagrees.

At item 19 at the top of page 6 of the Office Action, the Examiner states:

Examiner maintains that Mote discloses port access circuitry on a integrated circuit (IC) that denies access to a memory of the IC when a testing port is disabled ("[t]he output enable bit held in the latch 217 can be used to enable or disable the entire memory bus interface 148 when in JTAG test mode" –e.g. see, col. 4, lines 31-62, see also FIG. 1; wherein IC 128 controls the access to memory system 140 through interface 148; access to memory 140 can either be (*sic*) disabled or enabled when in JTAG testing mode).

As the Examiner recognizes, Mote teaches enabling or disabling (when in JTAG mode) the entire memory bus interface 148. When latch 217 is used to disable the memory bus interface 148, access to memory 140 by first memory chip 110 is prohibited. However, even if access to memory 140 is prohibited by chip 110, this does not mean that all access to memory on chip 110 is denied. On the contrary, since Mote teaches that even if latch 217 disables access to memory bus interface 148, access to  $\mu$ P interface 138 and PCI interface 128 can still be enabled. Thus, access to memory on chip 110 is NOT denied but, rather, access to memory on chip 110 can be allowed through either  $\mu$ P interface 138 and/or PCI interface 128 since they can be enabled. Indeed, many operations by  $\mu$ P bus 135 and PCI bus 125 will access memory on chip 110 even if access to memory bus 145 is denied by disabling memory bus interface 148.

As such, while the cited portions of Mote may teach denying access to memory off of chip 110, the cited portions of Mote do NOT teach or suggest denying access to memory on chip 110 as recited in pending independent Claims 1, 8, and 15. Bos has not been cited to cure the above-noted deficiencies of Mote but to teach a testing port comprises a direct loopback between input and output pins thereof. Thus, the cited portions of the cited combination of Mote and Bos, as applied by the Examiner, does not provide a *prima facie* case of obviousness for pending independent Claims 1, 8, and 15 and Claims that depend thereon. Accordingly, the Appellant respectfully requests the Review Panel to remove the §103(a) rejection of Claims 1-4, 6, 8-11, 13, and 15-18 and allow issuance thereof.

## **II. Rejection of Claims 7, 14, and 20 under 35 U.S.C. §103**

The Examiner has rejected Claims 7, 14 and 20 under 35 U.S.C. §103(a) as being unpatentable over Mote and further in view of Bos and U.S. Patent No. 6,522,100 to Hansford (hereinafter "Hansford"). As established above, the cited portions of the cited combination of Mote and Bos, as applied by the Examiner, do not provide a *prima facie* case of obviousness of pending independent Claims 1, 8, and 15. Hansford has not been cited to cure the above-noted deficiencies of the cited combination but to teach wherein the IC is a baseband chip of a mobile communication device. As such, the cited portions of the cited combination of Mote, Bos, and Hansford, as applied by the Examiner, do not establish a *prima facie* case of obviousness of pending independent Claims 1, 8, and 15 and Claims that depend thereon. Accordingly, the Appellant respectfully requests the Review Panel to withdraw the §103(a) rejection of Claims 7, 14, and 20 and allow issuance thereof.


### III. Conclusion

In view of the foregoing remarks, the Appellant respectfully submits that all of the Claims currently pending in this application are in condition for allowance and therefore earnestly solicits a Notice of Allowance for Claims 1-4, 6-11, 13-18, and 20.

The Appellant requests the Reviewers to telephone the undersigned agent of record at (972) 480-8800 if such would further or expedite the prosecution of the present application. The Commissioner is hereby authorized to charge any fees, credits or overpayments to Deposit Account 08-2395.

Respectfully submitted,

**HITT GAINES, PC**

A handwritten signature in black ink that reads "Steven J. Hanke". The signature is written in a cursive, slightly slanted style.

Steven J. Hanke  
Registration No. 58,076

Dated: September 8, 2010  
P.O. Box 832570  
Richardson, Texas 75083  
(972) 480-8800

**PRE-APPEAL BRIEF REQUEST FOR REVIEW**

Docket Number (Optional)

BECKER 1

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to "Mail Stop AF, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450" [37 CFR 1.8(a)]

on September 8, 2010

Signature: /Jana R. Williford/

Typed or printed name Jana R. Williford

Application Number

10/076,365

Filed

November 12, 2003

First Named Inventor

Johannes Becker

Art Unit

2435

Examiner

Suman Debnath

Applicant requests review of the final rejection in the above-identified application. No amendments are being filed with this request.

This request is being filed with a notice of appeal.

The review is requested for the reason(s) stated on the attached sheet(s).

Note: No more than five (5) pages may be provided.

I am the

☐

applicant/inventor.

/Steven J. Hanke

☐

assignee of record of the entire interest.

See 37 CFR 3.71. Statement under 37 CFR 3.73(b) is enclosed.  
(Form PTO/SB/96)

Steven J. Hanke

Signature

Typed or printed name

☒

attorney or agent of record.

Registration number 58,076

972-480-8800

Telephone number

☐

attorney or agent acting under 37 CFR 1.34.

Registration number if acting under 37 CFR 1.34

September 8, 2010

Date

NOTE: Signatures of all the inventors or assignees of record of the entire interest or their representative(s) are required.

Submit multiple forms if more than one signature is required, see below.

☒

\*Total of 1 forms are submitted.

This collection of information is required by 35 U.S.C. 132. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11, 1.14 and 41.5. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Mail Stop AF, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

## Privacy Act Statement

The **Privacy Act of 1974 (P.L. 93-579)** requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

1. The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C. 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.